

FIG 1.




FIG 2.

09692297 101900




FIG 3.




FIG 4.



FIG 5.

09692297 101900

$$F \cup R \in \mathcal{G}$$

```

/-----\
|   start   |----- SI
\-----/

```

```

/-----\ -52
| Read  WIF | DBmain = WIF data
\-----/

```

----- 53  
 | Weaken BIDs | 0 = L, 1 = H, X = W  
 -----

[illegible]

```

-----\ 54
Write out VHDL TB | VHDL = DBmain
Write control file | Tracing = none
-----/ Model in WORK cellname pack

```

```

/-----\ ~55
| Analyse VHDL TB | VSS = VHDL
\-----/

```

Simulate VHDL	OW +? REAL = VSS
Convert Results	WIFhdl = OW +? REAL
Check Assertions	Stop if errors/known assertions

```


      |
  /-----\ ~57
 | Read WIF | DBslave = WIF data
 \-----/

```


Copy O/P patterns DBmain(o/p) = DBslave(o/p)

Expand Level Xs X = 0M1 ?


Stage 4 ----- Binary representation = 000100 ----- Stage 4




Stage 8 ----- Binary representation = 001000 ----- Stage 8



Stage 16 ----- Binary representation = 010000 ----- Stage 16



Stage 32 ----- Binary representation = 100000 ----- Stage 32



Verify ELDO  
Results

DBmain == DBslave  
for o/p using ELDO verifier

The End

006T07" 46226960